Bibliography
- [AbbottAthanas94]
- A. L. Abbott and P. M. Athanas and L. Chen and R. L. Elliott, Finding Lines and Building Pyramids with Splash 2, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1994, pp.155-161, Napa, CA
- [Actel94]
- Actel Inc., FPGA Data Book and Design Guide, Sunnyvale, California, 1994, Actel Corp.
- [AgarwalWazlowski94]
- L. Agarwal and M. Wazlowski and S. Ghosh, An asynchronous approach to efficient execution of programs on adaptive architectures utilizing FPGAs, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1994, pp.101-110, Napa, California
- [AlbaharnaCheung94]
- O. Albaharna and P. Cheung and T. Clarke, Virtual Hardware and the Limits of Computational Speed-up, Proceedings of the IEEE International Symposium on Circuits and Systems, 1994, pp.4.159-4.162, London
- [AlbaharnaCheung94]
- O. T. Albaharna and P. Y. K. Cheung and T. J. Clarke, Area & Time Limitiations of FPGA-based Virtual Hardware, Proceedings of the IEEE International Conference on Computer Design, Cambridge, Massachusetts, October 1994, pp.184-189
- [AlbaharnaCheung96]
- O. T. Albaharna and P. Cheung and T. J. Clark, On the Viability of FPGA-Based Integrated Coprocessors, J. Arnold and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1996, pp.206-215, Napa, CA
- [Algotronix94]
- Algotronix Ltd., The CAL1024 Datasheet, TTC, The King's Buildings, Mayfield Road, Edinburgh EH9 3JL, Scotland, 1994, Algotronix Ltd.
- [AmersonCarter95]
- R. Amerson and R. Carter and B. Culbertson and P. Kuekes and G. Snider, Teramac-Configurable Custom Computing, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1995, pp.32-38, Napa, CA
- [AmersonCarter96]
- R. Amerson and R. Carter and W. Culbertson and P. Kuekes and G. Snider and Albertson L, Plasma: An FPGA for Million Gate Systems, ACM/SIGDA International Symposium on Field Programmable Gate Arrays, February 1996, Monterey, CA
- [AndersonPose86]
- M. Anderson and R. D. Pose and C. S. Wallace, A Password-Capability System, The Computer Journal, 1986, vol.29, no.1
- [Arnold93]
- J. M. Arnold, The Splash 2 Software Environment, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp.88-93, Napa, CA
- [ArnoldBuell92]
- J. M. Arnold and D. A. Buell and E. G. Davis, Splash 2, Proceedings of the 4th Annual ACM Symposium on Parallel Algorithms and Architectures, June 1992, pp.316-324
- [ArnoldBuell93]
- J. M. Arnold and D. A. Buell and E. G. Davis, VHDL Programming on Splash 2, More FPGAs: Proceedings of the 1993 International Workshop on Field-Programmable Logic and Applications, September 1993, pp.182-191, Oxford, England
- [Athanas92]
- P. M. Athanas, An Adaptive Machine Architecture and Compiler for Dynamic Processor Reconfiguration, PhD thesis. May 1992, Brown University
- [Athanas93]
- P. M. Athanas, A Functional Reconfigurable Architecture and Compiler for Adaptive Computing, 12th Annual International Phoenix Conference on Computers and Communication, 1993, pp.49-55
- [AthanasAbbott94]
- P. Athanas and A. Abbott, Image Processing on a Custom Computing Platform, R. Hartenstein and M. Z. Servit (eds), Field-Programmable Logic: Architectures, Synthesis and Applications. 4th International Workshop on Field-Programmable Logic and Applications, September 1994, pp.156-167, Springer-Verlag, Prague, Czech Republic
- [AthanasAbbott95]
- P. M. Athanas and A. L. Abbott, Real-Time Image Processing on a Custom Computing Platform, IEEE Computer, February 1995, vol.28, no.2, pp.16-24
- [AthanasSilverman91]
- P. Athanas and H. Silverman, An adaptive hardware machine architecture for dynamic processor reconfiguration, Proceedings of IEEE International Conference on Computer Design, October 1991, Cambridge, MA
- [AthanasSilverman93]
- P. M. Athanas and H. F. Silverman, Processor Reconfiguration through Instruction-set Metamorphosis, IEEE Computer, March 1993, vol.26, no.3, pp.11-18
- [BabbTessier93]
- J. Babb and R. Tessier and A. Agarwal, Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulators, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp.142-151, Napa, CA
- [BadeHutchings94]
- S. Bade and B. L. Hutchings, FPGA-Based Stochastic Neural Networks: Implementation, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1994, pp.189-198, Napa, CA
- [BakkesDuplessis96]
- P. J. Bakkes and J. J. du Plessis and B. L. Hutchings, Mixing Fixed and Reconfigurable Logic for Array Processing, J. Arnold and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1996, pp.118-125, Napa, CA
- [Barrie92]
- Barrie, P., Cockshott, W.P., Milne, G.J., and Shaw, P., Design and verification of a highly concurrent machine, Microprocessors and Microsystems, 1992, vol.16, no.1
- [BarrosAkil92]
- M. Alves De Barros and M. Akil, Study and implementation of a real time 3*3 programmable convolver with reconfigurable technology, Euro ASIC '92, 1992, pp.392-395, IEEE Computer Society Press
- [BergmannMudge94]
- N. W. Bergmann and J. C. Mudge, Comparing the Performance of FPGA-Based Custom Computers with General-Purpose Computers for DSP Applications, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1994, pp.164-171, Napa, CA
- [BertinRoncin89]
- P. Bertin, Roncin and Vuillemin, Programmable Active Memories: A Performance Assessment, 1989, Technical report no. 3, DEC Paris Laboratories
- [BertinRoncin93]
- P. Bertin and D. Roncin and J. Vuillemin, Programmable Active Memories: a Performance Assessment, G. Borriello and C. Ebeling (eds), Research on Integrated Systems: Proceedings of the 1993 Symposium, 1993, pp.88-102
- [BertinRoncinVuillemin89]
- P. Bertin and D. Roncin and J. Vuillemin, Introduction to programmable active memories, J. McCanny and J. McWhirther and E. Swartslander Jr. (eds), Systolic Array Processors, 1989, pp.300-309, Prentice Hall
- [BertinTouati94]
- P. Bertin and H. Touati, PAM Programming Environments: Practice and Experience, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1994, pp.133-138, Napa, CA
- [BolotskiDehon94]
- M. Bolotski, A. DeHon and Jr. T. F. Knight, Unifying FPGAs and SIMD Arrays, FPGA '94 - 2nd International ACM/SIGDA Workshop on FPGAs, March 1994, pp.1-10, Berkeley, CA
- [BorrielloEbeling95]
- G. Borriello and C. Ebeling and S. A. Hauck and S. Burns, The Triptych FPGA Architecture, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, December 1995, vol.3, no.4, pp.491-500
- [BouazzaChampeau91]
- K. Bouazza and J. Champeau and P. Ng and B. Pottier and S. Rubini, Experimental Cellular Automata on the ArMen Machine, P. Quinton and Y. Robert (eds), Proceedings of the Workshop on Algorithms and Parallel VLSI Architectures II, June 1991, pp.317-322, Elsevier Science Publishers B.V., Bonas, France
- [Box94]
- B. Box, Field Programmable Gate Array Based Reconfigurable Preprocessor, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machings, April 1994, pp.40-48, Napa, CA
- [BoxNieznanski95]
- B. Box and J. Nieznanski, Common Processor Element Packaging, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1995, pp.39-44, Napa, CA
- [BrilliartMorrison75]
- J. Brilliart and M A. Morrison, A Continued Fractions Approach to Primality Testing, Mathematical Computing, 1975, vol.29, pp.183-205
- [BrownFrancis92]
- S. D. Brown and R. J. Francis and J. Rose and Z. Vranesic. In: Field-Programmable Gate Arrays, 1992, ch.1, Kluwer Academic Publishers
- [Brunvand92]
- E. Brunvand, Using FPGAs to Prototype a Self-Timed Computer, Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping. Second International Workshop on Field Programmable Logic and Applications, August 1992, pp.192-198, Vienna, Austria
- [Butts92]
- Michael Butts and Jon Batcheller and Joseph Varghese, An Efficient Logic Emulatino System, IEEE 1992 International Conference on Computer Design: VLSI in Computers and Processors, 1992, pp.{138-141}
- [Butts95]
- M. Butts, future directions of dynamically reprogrammable systems, proceedings of the IEEE 1995 Custom Integrated Circuits Conference (CICC), May 1995, pp.487-494, IEEE, Santa Clara, CA
- [Callahan88]
- P. Callahan, Dynamic Instruction Set Coprocessors, MILCOM, 1988
- [CamerotaRosenberg93]
- R. Camerota and J. Rosenberg, Data Acquisition Systems Using Cache Logic FPGAs. In: Configurable Logic: Design & Application Book, 1993-1994, pp.7.15-7-18, Atmel, San Jose, CA
- [Casselman93]
- S. Casselman, Virtual Computing and The Virtual Computer, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp.43-48, Napa, CA
- [ChampeauPape94]
- J. Champeau and L. Le Pape and B. Pottier and S. Rubini and E. Gautrin and L. Perraudeau, Flexible Parallel FPGA-Based Architectures with ArMen, T. N. Mudge and B. D. Shriver (eds), Proceedings of the 27th Hawaii International Conference on System Sciences, January 1994, pp.105-113, Wailea, HI
- [ChanSchlag93]
- P. K. Chan and M. D. F. Schlag, Architectural Tradeoffs in Field-Programmable-Device-Based Computing Systems, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp.152-161, Napa, CA
- [Chou93]
- C. Chou and S. Mohanakrishnan and J. B. Evans, FPGA implementation of digital filters, Proceedings of the Fourth International Conference on Signal Processing Applications and Technology, 1993, pp.80-88, Santa Clara, CA
- [Chow96]
- P. Chow and P. Chow and P. Gulak, A Field-Programmable Mixed-Analog-Digital Array, ACM/SIGDA International Symposium on Field Programmable Gate Arrays, February 1996, pp.104-109, Monterey, CA
- [ChowCasselman95]
- H. Chow and H. Alnuweiri and S. Casselman, FPGA-based transformable computers for fast digital signal processing, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1995, pp.197-203, Napa, CA
- [ChowRose93]
- P. Chow and S. O. Seo and K. Chung and G. Paez and J. Rose, A High-Speed FPGA Using Programmable Mini-tiles, G. Borriello and C. Ebeling (eds), Research on integrated systems: Proceedings of the 1993 Symposium, 1993, pp.103-122
- [ChurcherKean95]
- S. Churcher and T. Kean and B. Wilkie, The XC6200 FastMapTM Processor Interface, W. Moore and W. Luk (eds), Field-Programmable Logic and Applications : 5th international workshop, aug # "/" # sep 1995, s.Lecture Notes in Computer Science, vol.975, pp.36-43, Springer-Verlag, Berlin, Oxford, United Kingdom
- [ClarkHutchings96]
- D. A. Clark and B. L. Hutchings, Supporting FPGA Microprocessors through retargetable software tools, J. Arnold and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1996, pp.195-203, Napa, CA
- [CockshottMilne91]
- Cockshott, W.P., and Milne, G.J., Method and Apparatus for Simulation of a Physical Process, International Patent Application, 1991, no.W091/08560
- [CockshottShaw92]
- P. Cockshott and P. Shaw and P. Barrie and G. J. Milne, Scalable cellular array architecture, Computing & Control Engineering Journal, September 1992, vol.3, no.5, pp.219-224
- [CowenMonaghan94]
- C. P. Cowen and S. Monaghan, A Reconfigurable Monte-Carlo Clustering Processor (MCCP), D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1994, pp.59-65, Napa, CA
- [CoxBlanz92]
- C. E. Cox and W. E. Blanz, GANGLION - a fast field-programmable gate array implementation of a connectionist classifier, IEEE Journal of Solid-State Circuits, March 1992, vol.27, no.3, pp.288-299
- [CuccaroReese93]
- S. A. Cuccaro and C. F. Reese, The CM-2X: A Hybrid CM-2/Xilinx Prototype, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp.121-130, Napa, CA
- [CulbertsonAmerson95]
- W. Culbertson and R. Amerson and R. Carter and P. Kuekes and G. Snider, The Teramac configurable custom computer, J. Schewel (ed.), Proceedings of the International Society of Optical Engineering (SPIE). Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing., October 1995, pp.201-209, Philadephia, PA
- [CulbertsonAmerson96]
- W. Culbertson and R. Amerson and R. Carter and P. Kuekes and G. Snider, Exploring Architectures for Volume Visualization on the Teramac Custom Computer, K. Pocek and J. Arnold (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1996, pp.80-88, IEEE Computer Society, IEEE Computer Society Press, Napa, CA
- [DaalenJeavons93]
- M. van Daalen and P. Jeavons and J. Shawe-Taylor, A Stochastic Neural Architecture that Exploits Dynamically Reconfigurable FPGAs, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp.202-211, Napa, CA
- [DaoCook95]
- M. Dao and T. Cook and D. Silver, Acceleration of Template-Based Ray Casting for Volume Visualization Using FPGAs, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1995, pp.116-123, Napa, CA
- [DarnauerGaray95]
- J. Darnauer and P. Garay and T. Isshiki, A Field Programmable Multi-Chip Module (FPMCM), D. A. Buell and K. L. Pocek (eds), IEEE Workshop on FPGAs for Custom Computing Machines, April 1994, pp.1-10, Napa, CA
- [Daumas94]
- M. Daumas and J. M. Muller and J. Vuillemin, Implementing on line arithmetic on PAM, R. Hartenstein and M. Z. Servit (eds), Field-Programmable Logic: Architectures, Synthesis and Applications. 4th International Workshop on Field-Programmable Logic and Applications, September 1994, pp.196-207, Springer-Verlag, Prague, Czech Republic
- [Davidson93]
- J. Davidson, FPGA Implementation of a Reconfigurable Microprocessor, Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, 1993, pp.3.2.1-3.2.4
- [Dehon91]
- Andr'e DeHon, Practical Schemes for Fat-Tree Network Construction, C. Sequin (ed.), Advanced Research in VLSI: Proceedings of the 1991 University of California/Santa Cruz Conference, March 1991, pp.307-322, Santa Cruz, CA
- [Dehon94]
- A. DeHon, DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1994, pp.31-39, Napa, CA
- [Dehon96]
- A. DeHon, DPGA Utilization and Application, Proceedings of the 1996 International Symposium on Field Programmable Date Arrays, 1996
- [Dehon97]
- A. DeHon, Reconfigurable Architectures for General-Purpose Computing, PhD thesis. February 1997, MIT Artificial Intelligence Laboratory
- [DepreitereNeefs94]
- J. Depreitere and H. Neefs and H. Van Marck and J. Van Campenhout and R. Baets and B. Dhoedt and H. Thienpont and I. Veretennicoff, An Optoelectronic 3-D Field Programmable Gate Array, R. Hartenstein and M. Z. Servit (eds), Field-Programmable Logic: Architectures, Synthesis and Applications. 4th International Workshop on Field-Programmable Logic and Applications, September 1994, pp.352-360, Springer-Verlag, Prague, Czech Republic
- [DhaussyFilloque94]
- P. Dhaussy and J-M. Filloque and B. Pottier and S. Rubini, Global control synthesis for an MIMD/FPGA machine, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machings, April 1994, pp.72-81, Napa, CA
- [Dickson52]
- L. E. Dickson. In: Fermat's Method for Factoring, History of the Theory of Numbers, New York, 1952, vol.1, pp.357, Chelsea
- [DillienPhillips89]
- P. Dillien and I. Phillips, ASIC design flexibility with ERAs, Electronic Product Design, October 1989, vol.10, no.10, pp.29,31-32,34
- [DrayerKing95]
- T. Drayer and W. King and J. Tront and R. Conners, MORRPH: A MOdular and Reprogrammble Real-time Processing Hardware, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1995, pp.11-19, Napa, CA
- [DugganHaycock93]
- Paul Duggan and Robert Haycock and Trevor York, A Field-Programmable Multi-chip Module for Implementing Boolean Neural Networks, W. Moore and W. Luk (eds), More FPGAs. Oxford International Workshop on Field-Programmable Logic and Applications, August 1993, pp.24-34, Abingdon EE&CS Books, Oxford, England
- [EbelingBoriello91]
- C. Ebeling and G. Borriello and S. A. Hauck and D. Song and E. A. Walkup, TRIPTYCH: a New FPGA Architecture, FPGAs. International Workshop on Field Programmable Logic and Applications, September 1991, pp.75-90
- [Eldredge93]
- J. G. Eldredge, FPGA Density enhancement of a neural network through run-time reconfiguration, Masters thesis. December 1993, Brigham Young University, Provo, UT
- [EldredgeHutchings94]
- J. G. Eldredge and B. L. Hutchings, RRANN: A Hardware Implementation of the Backpropagation Algorithm Using Reconfigurable FPGAs, IEEE World Conference on Computational Intelligence, June 1994, Orlando, FL
- [EldredgeHutchings94]
- J. G. Eldredge and B. L. Hutchings, RRANN: The Run-Time Reconfiguration Artificial Neural Network, Custom Integrated Circuits Conference, May 1994, pp.77-80, San Diego, CA
- [EldredgeHutchings94]
- J. G. Eldredge and B. L. Hutchings, Density Enhancement of a Neural Network Using FPGAs and Run-Time Reconfiguration, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1994, pp.180-188, Napa, CA
- [EldredgeHutchings96]
- J. G. Eldredge and B. L. Hutchings, Run-Time Reconfiguration: A Method for Enhancing the Functional Density of SRAM-Based FPGAs, Journal of VLSI Signal Processing, 1996, vol.12, pp.67-86
- [Ercegovac95]
- M. Ercegovac and J. M. Muller and A. Tisserand, FPGA Implementation of Polynomial Evaluation Algorithms, J. Schewel (ed.), Proceedings of the International Society of Optical Engineering (SPIE). Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing., October 1995, vol.2607, pp.177-188, Philadephia, PA
- [ErdoganHong93]
- S. S. Erdogan and T. H. Hong, Massively Parallel back-propagation algorithm using the reconfigurable machine, World Congress on Neural Networks `93, 1993, pp.4:861-864, Portland, Oregon
- [ErdoganWahab92]
- S. S. Erdogan and A. Wahab, Design of RM-nc: a reconfigurable neurocomputer for massively parallel-pipelined computations, IJCNN International Joint Conference on Neural Networks, 1992, vol.2, pp.33-38
- [Estrin60]
- G. Estrin, Organization of Computer Systems - The Fixed Plus Variable Structure Computer, Proceedings of the Western Joint Computer Conference, 1960, pp.33-40
- [EstrinBussell63]
- G. Estrin and B. Bussell and R. Turn and J. Bibb, Parallel Processing in a Restructurable Computer System, IEEE Transactions on Electronic Computers, 1963, pp.747-755
- [EstrinTurn63]
- G. Estrin and R. Turn, Automatic Assignment of Computations in a Variable Structure Computer System, IEEE Transactions on Electronic Computers, 1963, pp.755-773
- [Fagin93]
- B. S. Fagin, Quantitative Measurements of FPGA Utility in Special and General Purpose Processors, Journal of VLSI Signal Processing, August 1993, vol.6, no.2, pp.129-137, Boston, Massachusetts
- [FaginErickson93]
- B. Fagin and J. Erickson, DartMIPS: a Case Study in Quantitative Analysis of Processor Design Tradeoffs using FPGAs, W. Moore and W. Luk (eds), More FPGAs. Oxford International Workshop on Field-Programmable Logic and Applications, August 1993, pp.353-364, Abingdon EE&CS Books, Oxford, England
- [Fawcett93]
- B. K. Fawcett, Applications of Reconfigurable Logic, W. Moore and W. Luk (eds), More FPGAs: Proceedings of the 1993 International workshop on field-programmable logic and applications, September 1993, pp.57-69, Oxford, England
- [Fccm93]
- Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, D. A. Buell and K. L. Pocek (eds), April 1993, Napa, CA
- [Fccm94]
- Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, D. A. Buell and K. L. Pocek (eds), April 1994, Napa, CA
- [Fccm95]
- Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, P. Athanas and K. L. Pocek (eds), April 1995, Napa, CA
- [Foulk93]
- P. W. Foulk, Data-folding in SRAM configurable FPGAs, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp.163-171, Napa, CA
- [Fpga96]
- ACM/SIGDA International Symposium on Field Programmable Gate Arrays, February 1996, The Association for Computing Machinery (ACM)
- [Fpgas91]
- FPGAs: Proceedings of the 1991 International workshop on field-programmable logic and applications, W. Moore and W. Luk (eds), September 1991, Abingdon EE and CS Books, Oxford, England
- [Fpgas92]
- FPGAs: Proceedings of the 1992 International workshop on field-programmable logic and applications, H. Grunbacher and R. Hartenstein (eds), September 1992, Spinger-Verlag, Vienna, Austria
- [Fpgas93]
- More FPGAs: Proceedings of the 1993 International workshop on field-programmable logic and applications, W. Moore and W. Luk (eds), September 1993, Abingdon EE and CS Books, Oxford, England
- [Fpgas95]
- Field-Programmable Logic and Applications, W. Moore and W. Luk (eds), September 1995, Spinger-Verlag, Oxford, England
- [FrenchTaylor93]
- P. C. French and R. W. Taylor, A Self-Reconfiguring Processor, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp.50-59, Napa, CA
- [Furtek93]
- F. Furtek, A Field-Programmable Gate Array for Systolic Computing, G. Borriello and C. Ebeling (eds), Research on Integrated Systems: Proceedings of the 1993 Symposium, 1993, pp.183-199
- [FurtekStone90]
- F. Furtek and G. Stone and I. Jones, Labyrinth: A Homogeneous Computational Medium, Proceedings of the IEEE Custom Integrated Circuits Conference, May 1990, pp.31.1.1-31.1.4
- [Galloway95]
- D. Galloway, The Transmogrifier C Hardware Description Language and Compiler for FPGAs, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1995, pp.136-144, Napa, CA
- [GebotysGebotys94]
- C. H. Gebotys and R. J. Gebotys, Application-Specific Architectures for Field-Programmable VLSI Technologies, T. N. Mudge and B. D. Shriver (eds), Proceedings of the 27th Hawaii International Conference on System Sciences, January 1994, pp.124-130, Wailea, HI
- [Gokhale94]
- M. Gokhale and B. Schott, Data Parallel C on a Reconfigurable Logic Array, Journal of Supercomputing, Boston, 1994, vol.9, no.3, pp.291-313, Kluwer Academic Publishers
- [GokhaleHolmes91]
- M. Gokhale and W. Holmes and A. Kopser and S. Lucas and R. Minnich and D. Sweely and D. Lopresti, Building and Using a Highly Parallel Programmable Logic Array, IEEE Computer, January 1991, vol.24, no.1, pp.81-89
- [GokhaleKopser90]
- M. Gokhale and A. Kopser and S. Lucas and R. Minnich, The Logic Description Generator, Supercomputing Research Center, 1990, Technical report no. SRC-TR-90-011, Supercomputer Research Center (SRC)
- [GokhaleMarks95]
- M. Gokhale and A. Marks, Automatic Synthesis of Parallel Programs Targeted to Dynamically Reconfigurable Logic Arrays, W. Moore and W. Luk (eds), Field-Programmable Logic and Applications, August 1995, pp.399-408, Springer, Oxford, England
- [GrahamNelson95]
- P. Graham and B. Nelson, A Hardware Genetic Algorithm for the Travelling Salesman Problem on SPLASH 2, W. Moore and W. Luk (eds), Field-Programmable Logic and Applications, August 1995, pp.352-361, Springer, Oxford, England
- [GrahamNelson96]
- P. Graham and B. Nelson, Genetic Algorithms In Software and In Hardware -- A Performance Analysis Of Workstation and Custom Computing Machine Implementations, J. Arnold and K. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1996, pp.216-225, Napa, CA
- [GrayKean89]
- J. P. Gray and T. A. Kean, Configurable Hardware: A New Paradigm for Computation, Decennial CalTech Conference on VLSI, March 1989, pp.277-293, Pasadena, CA
- [Greene93]
- J. Greene and E. Hamdy and S. Beal, Antifuse Field Programmable Gate Arrays, Proceedings of the IEEE, July 1993, vol.81 no. 7, pp.1042-1056
- [GrunbacherJaud92]
- H. Grunbacher and A. Jaud, JAPROC - An 8 bit Micro Controller Design and its Test Environment, Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping. Second International Workshop on Field Programmable Logic and Applications, August 1992, pp.146-151, Vienna, Austria
- [GuccioneGonzalez93]
- S. A. Guccione and M. J. Gonzalez, A Data-Parallel Programming Model for Reconfigurable Architectures, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp.79-87, Napa, CA
- [GuccioneGonzalez93]
- S. A. Guccione and M. J. Gonzalez, A neural network implementation using reconfigurable architectures, W. Moore and W. Luk (eds), More FPGAs: Proceedings of the 1993 International workshop on field-programmable logic and applications, September 1993, pp.443-451, Oxford, England
- [GuntherGeorge96]
- Gunther, B.K., George, D.F., and Milne, G.J, Hardware-Based Solutions for Message Filtering, 1996, Technical report no. CIS-96-005, School of Computer and Information Science, University of South Australia
- [GuntherMilne96]
- B. Gunther and G. Milne and L. Narasimhan, Assessing Document Relevance with Run-Time Reconfigurable Machines, J. Arnold and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1996, pp.10-17, Napa, CA
- [GuntherMilne96]
- Gunther, B.K. and Milne, G.J., Rapidly reconfigurable custom computing machines, Proceedings 1996 Australian Conference on Computer Architecture, Melbourne, Australia, January 1996, pp.189-200
- [GuoLuk95]
- S. Guo and W. Luk, Compiling Ruby into FPGAs, W. Moore and W. Luk (eds), Field-Programmable Logic and Applications, August 1995, pp.188-197, Springer, Oxford, England
- [Hadley95]
- James D. Hadley, The Performance Enhancement of a Run-Time Reconfigurable FPGA System Through Parital Reconfiguration, Masters thesis. November 1995, Brigham Young University, Provo, UT
- [HadleyHutchings95]
- J. D. Hadley and B. L. Hutchings, Design Methodologies for Partially Reconfigured Systems, P. Athanas and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1995, pp.78-84, Napa, CA
- [HadleyHutchings95]
- J. D. Hadley and B. L. Hutchings, Designing a partially reconfigured system, J. Schewel (ed.), Proceedings of the International Society of Optical Engineering (SPIE). Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing., October 1995, vol.2607, pp.210-220, Philadephia, PA
- [HartensteinHirschbiel91]
- R. W. Hartenstein and A. G. Hirschbiel and M. Riedmuller and K. Schmidt and M. Weber, A Novel ASIC Design Approach Based on a New Machine Paradigm, IEEE Journal of Solid-State Circuits, July 1991, vol.26, no.7, pp.975-989
- [HartensteinKress94]
- R. Hartenstein and R. Kress and H. Reinig, A New FPGA Architecture for Word-Oriented Datapaths, R. Hartenstein and M. Z. Servit (eds), Field-Programmable Logic: Architectures, Synthesis and Applications. 4th International Workshop on Field-Programmable Logic and Applications, September 1994, pp.144-155, Springer-Verlag, Prague, Czech Republic
- [HastieCliff90]
- N. Hastie and R. Cliff, The Implementation of Hardware Subroutines on Field Programmable Gate Arrays, Proceedings of the 12th Annual IEEE 1990 Custom Integrated Circuits Conference - CICC '90, May 1990, pp.31.4.1-31.4.4, IEEE Electron Devices Soc. & Solid-State Circuits Council, IEEE, Boston
- [HauckBorriello92]
- S. Hauck, G. Borriello, S. Burns and C. Ebeling, MONTAGE: An FPGA for Synchronous and Asynchronous Circuits, Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping. Second International Workshop on Field Programmable Logic and Applications, August 1992, pp.44-51, Vienna, Austria
- [HayashiMiyazaki95]
- K. Hayashi and T. Miyazaki and K. Shirakawa and K. Yamada and N. Ohta, Reconfigurable Real-time Signal Transport System Using Custom FPGAs, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1995, pp.68-75, Napa, CA
- [HeebPfister92]
- B. Heeb and C. Pfister, Chameleon: A Workstation of a Different Colour, Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping. Second International Workshop on Field Programmable Logic and Applications, August 1992, pp.152-161, Vienna, Austria
- [HerpelHeld94]
- H. J. Herpel and M. Held and M. Glesner, A Design Methodology for the Conceptual Design of Application Specific Digital Processors in Mechatronic Systems, T. N. Mudge and B. D. Shriver (eds), Proceedings of the 27th Hawaii International Conference on System Sciences, January 1994, pp.78-86, Wailea, HI
- [Hill90]
- D. D. Hill and D. R. Cassiday, Preliminary Description of Tabula Rasa, an Electrically Reconfigurable Hardware Engine, Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors, September 1990, pp.391-395
- [HillBritton92]
- D. Hill, B. Britton, B. Oswald, N.-S. Woo, S. Singh, C.-T. Chen and B. Krambeck, ORCA: A New Architecture for High-Performance FPGAs, Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping. Second International Workshop on Field Programmable Logic and Applications, August 1992, pp.52-60, Vienna, Austria
- [HillWoo93]
- D. Hill and N.-S. Woo, The Benefits of Flexibility in Lookup Table-Based FPGAs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, February 1993, vol.12, pp.349-353, USA
- [Hoang93]
- D. T. Hoang, Searching Genetic Databases on Splash 2, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp.185-191, Napa, CA
- [HowardTaylor92]
- N. Howard and R. W. Taylor, Reconfigurable logic: technology and applications, Computing & Control Engineering Journal, September 1992, vol.3, no.5, pp.235-240
- [HutchingsWirthlin95]
- B. L. Hutchings and M. J. Wirthlin, Implementation Approaches for Reconfigurable Logic Applications, W. Moore and W. Luk (eds), Field-Programmable Logic and Applications, August 1995, pp.419-428, Springer, Oxford, England
- [Ieee88]
- IEEE, IEEE Standard VHDL Language Reference Manual, 1988, IEEE
- [IseliSanchez93]
- C. Iseli and E. Sanchez, Spyder: A Reconfigurable VLIW Processor using FPGAs, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp.17-24, Napa, CA
- [IseliSanchez95]
- C. Iseli and E. Sanchez, A C++ compiler for FPGA custom execution units synthesis, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1995, pp.173-179, Napa, CA
- [Isshiki96]
- T. Isshiki and W. Dai, High-Level Bit-Serial Datapath Synthesis for Multi-FPGA Systems, ACM/SIGDA International Symposium on Field Programmable Gate Arrays, February 1996, pp.167-173, Monterey, CA
- [JantschEllervee94]
- A. Jantsch and P. Ellervee and J. Oberg and A. Hemani, A Case Study on Hardware/Software Partitioning, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1994, pp.111-118, Napa, CA
- [Jenkins94]
- J. H. Jenkins, Designing with FPGAs and CPLDs, Englewood Cliffs, New Jersey, 1994, Prentice Hall
- [Jhitta93]
- M. S. Jhitta, Introduction of a New FPGA Architecture, W. Moore and W. Luk (eds), More FPGAs. Oxford International Workshop on Field-Programmable Logic and Applications, August 1993, pp.13-23, Abingdon EE&CS Books, Oxford, England
- [JonesLewis95]
- D. Jones and D. Lewis, A Time-Multiplexed FPGA Architecture for Logic Emulation, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference, May 1995, pp.495-498, IEEE
- [KeanGray90]
- T. Kean and J. Gray, Configurable Hardware: Two Case Studies of Micro-Grain Computation, Journal of VLSI Signal Processing, September 1990, vol.2, no.1, pp.9-16
- [KempaJung92]
- G. Kempa and P. Jung, FPGA Based Logic Synthesis of Squarers Using VHDL, Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping. Second International Workshop on Field Programmable Logic and Applications, August 1992, pp.112-123, Vienna, Austria
- [Knuth81]
- D. E. Knuth. In: Factoring into Primes, The Art of Computer Programming, 1981, vol.2, second edition, ch.4.5.4, pp.364-394, Addison-Wesley
- [KorpiharjuViitanen91]
- T. Korpiharju and J. Viitanen and H. Kiminkinen and J. Takala and K. Kaski, TUTCA Configurable Logic Cell Array Architecture, Proceedings of the Fourth Annual IEEE International ASIC Conference and Exhibit, September 1991, pp.P3-3.1-3.4, Rochester, NY
- [Lautzenheiser86]
- D. P. Lautzenheiser, Using Dynamic Reconfigurable Logic in A XC2064 Logic Cell Array, Electro/86 and Mini/Micro Northeast Conference Record, May 1986, pp.26/2/1-10
- [LawrenceKay94]
- A. Lawrence and A. Kay and W. Luk and T. Nomura and I. Page, Using Reconfigurable Hardware to Speed up Product Development and Performance, October 1994, Oxford Unviersity Hardware Compilation Group
- [LazarusMeyer93]
- R. B. Lazarus and F. M. Meyer, Realization of a Dynamically Reconfigurable Preprocessor, Proceedings of the IEEE 1993 National Aerospace and Electronics Conference. NAECON 1993, August 1993, pp.74-80, Dayton, OH
- [LeeserChapman93]
- M. Leeser and R. Chapman and M. Bertone and A. Wenban, Implementing Filters with Programmable Logic, W. Moore and W. Luk (eds), More FPGAs. Oxford International Workshop on Field-Programmable Logic and Applications, August 1993, pp.192-201, Abingdon EE&CS Books, Oxford, England
- [Lehmer33]
- D. H. Lehmer, An Electronic Delay Line Prime Number Generator, AMM, 1933, vol.40, pp.401-406
- [LehmerPowers31]
- D. H. Lehmer and R. E. Powers, Continued Fractions and the Primes, Bulletin of the American Mathematics Society, 1931, vol.37, pp.770-776
- [LemoineMerceron95]
- E. Lemoine and D. Merceron, Run Time Reconfiguration of FPGA for Scanning Genomic DataBases, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1995, pp.90-98, Napa, CA
- [LewisVanierssel93]
- D. M. Lewis and M. H. van Ierssel and D. H. Wong, A Field Programmable Accelerator for Compiled-Code Applications, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp.60-67, Napa, CA
- [LindeNordstrom92]
- A. Linde and T. Nordstrom and M. Taveniku, Using FPGAs to Implement a Reconfigurable Highly Parallel Computer, Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping. Second International Workshop on Field Programmable Logic and Applications, August 1992, pp.199-210, Vienna, Austria
- [LingAmano93]
- X. P. Ling and H. Amano, WASMII: a Data Driven Computer on a Virtual Hardware, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp.33-42, Napa, CA
- [LiptonLopresti85]
- R. J. Lipton and D. Lopresti, A Systolic Array for Rapid String Comparison, H. Fuchs (ed.), 1985 Chapel Hill Conference on VLSI, 1985, pp.363-376, Computer Science Press
- [Lopresti91]
- D. P. Lopresti, Rapid implementation of a genetic sequence comparator using field-programmable gate arrays, C. Sequin (ed.), Advanced Research in VLSI: Proceedings of the 1991 University of California/Santa Cruz Conference, March 1991, pp.138-152, Santa Cruz, CA
- [Luk94]
- W. Luk and T. Wu and I. Page, Hardware-Software Codesign of Multidimensional Programs, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1994, pp.82-90, Napa, CA
- [Luk95]
- W. Luk, A Declarative Approach to Incremental Custom Computing, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1995, pp.164-172, Napa, CA
- [LukLok93]
- W. Luk and V. Lok and I. Page, Hardware Acceleration of Divide-and-Conquer Paradigms: a Case Study, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp.192-201, Napa, CA
- [Lysaght91]
- P. Lysaght, Dynamically Reconfigurable Logic in Undergraduate Projects, W. Moore and W. Luk (eds), FPGAs: Proceedings of the 1991 International workshop on field-programmable logic and applications, September 1991, Abingdon EE and CS Books, Oxford, England
- [LysaghtDunlop93]
- P. Lysaght and J. Dunlop, Dynamic Reconfiguration of FPGAs, W. Moore and W. Luk (eds), More FPGAs: Proceedings of the 1993 International workshop on field-programmable logic and applications, September 1993, pp.82-94, Oxford, England
- [LysaghtStockwood94]
- P. Lysaght and J. Stockwood and J. Law and D. Girma, Artificial Neural Network Implementation on a Fine-Grained FPGA, R. Hartenstein and M. Z. Servit (eds), Field-Programmable Logic: Architectures, Synthesis and Applications. 4th International Workshop on Field-Programmable Logic and Applications, September 1994, pp.421-431, Springer-Verlag, Prague, Czech Republic
- [LysaghtStockwood95]
- P. Lysaght and J. Stockwood, A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, September 1996, vol.4, no.3, pp.381-390
- [Maheshwari96]
- V. Maheshwari and J. Darnauer and J. Ramirez and W. Dai, Design of FPGAs with Area I/O for Field Programmable MCM, ACM/SIGDA International Symposium on Field Programmable Gate Arrays, February 1996, pp.17-23, Monterey, CA
- [MakiWhitaker91]
- G. Maki and S. Whitaker and G. Ganesh, A Reconfigurable Data Path Processor, Proceedings of the Fourth Annual IEEE International ASIC Conference and Exhibit, September 1991, pp.P18-4.1-4.4, Rochester, NY
- [Maliniak94]
- L. Maliniak, Hardware Emulation Draws Speed From Innovative 3D Parallel Processing Based on Custom ICs, Electronic Design, May 1994, pp.38-41
- [Mayrhofer94]
- J. Mayrhofer and J. Strachwitz. In: A Control Circuit for Electrical Drives based on Transputers and FPGAs, More FPGAs, Oxford, England, 1994, pp.420-427, Abdington EE and CS Books
- [Mchenry95]
- J. McHenry, The WILDFIRE custom configurable computer, J. Schewel (ed.), Proceedings of the International Society of Optical Engineering (SPIE). Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing., October 1995, vol.2607, pp.189-199, Philadephia, PA
- [Meier95]
- R. Meier, Rapid Prototypiong of a RISC Architecture for Implementation in FPGAs, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1995, pp.190-196, Napa, CA
- [MilneCockshott93]
- G. Milne and P. Cockshott and G. McCaskill and P. Barrie, Realising Massively Concurrent Systems on the SPACE Machine, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp.26-32, Napa, CA
- [MilneShaw94]
- Milne, G.J. and Shaw, P., A highly parallel FPGA-based machine and its formal verification. In: H. Gruenbacher and R.W. Hartenstfein (eds), Lecture Notes in Computer Science, 1994, vol.705, Springer-Verlag
- [MirskyDehon96]
- E. Mirsky and A. DeHon, MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources, J. Arnold and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1996, pp.157-166, Napa, CA
- [MollVuillemin95]
- Laurent Moll and J. Vuillemin and P. Boucard, High Energy Physics on DECPeRLe-1 Programmable Active Memory, ACM/SIGDA International Symposium on Field Programmable Gate Arrays, February 1995, pp.47-52, Monterey, CA
- [MonaghanCowen93]
- S. Monaghan and C. P. Cowen, Reconfigurable Multi-Bit Processor for DSP Applications in Statistical Physics, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp.103-110, Napa, CA
- [MonaghanNoakes92]
- S. Monaghan and P. D. Noakes, Reconfigurable Special Purpose Hardware for Scientific Computation and Simulation, Computing & Control Engineering Journal, September 1992, pp.225-234
- [MoranMartinez95]
- J. M. Carrera and E. J. Martinez and S. A. Fernandez and J. M. Chaus, Architecture of a FPGA-based Coprocessor: The PAR-1, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1995, pp.20-29, Napa, CA
- [Page93]
- I. Page, Parameterised Processor Generation, W. R. Moore and W. Luk (eds), More FPGAs. International Workshop on Field Programmable Logic and Applications, September 1993, pp.223-237, Oxford, UK
- [Page94]
- I. Page, The HARP Reconfigurable Computing System, October 1994, Oxford University Hardware Compilation Group
- [Page96]
- I. Page, Construction of Hardware-Software Systems from a Single Description, Jounal of VLSI Signal Processing, March 1996
- [PageLuk91]
- I. Page and W. Luk, Compiling occam into FPGAs, W. R. Moore and W. Luk (eds), FPGAs. International Workshop on Field Programmable Logic and Applications, September 1991, pp.271-283, Oxford, UK
- [PattersonHennessy90]
- D. A. Patterson, J. L. Hennessy, Computer Architecture: A Quantitative Approach, San Mateo, California, 1990
- [PetersenHutchings95]
- R. J. Petersen and B. L. Hutchings, An Assessment of the Suitability of FPGA-Based Systems for Use in Digital Signal Processing, W. Moore and W. Luk (eds), Field-Programmable Logic and Applications, August 1995, pp.293-302, Springer, Oxford, England
- [PetersenThomae91]
- T. A. Petersen and D. A. Thomae and D. E. Van den Bout, The Anyboard: a rapid-prototyping system for use in teaching digital circuit design, First International Workshop on Rapid System Prototyping, 1991, pp.25-32
- [Pollard75]
- J. M. Pollard, Monte Carlo Factorisation, BIT, 1975, vol.15, pp.331-334
- [PryorThistle93]
- D. V. Pryor and M. R. Thistle and N. Shirazi, Text Searching On Splash 2, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp.172-177, Napa, CA
- [QuenotKraljic94]
- G. M. Qu'enot and I. Kralji'c and J. S'erot and B. Zavidovique, A reconfigurable compute engine for real-time vision automata prototyping, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machings, April 1994, pp.91-100, Napa, CA
- [RaimbaultLavenier93]
- F. Raimbault and D. Lavenier and S. Rubini and B. Pottier, Fine Grain Parallelism on a MIMD Machine Using FPGAs, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp.2-8, Napa, CA
- [RathaJain95]
- N. Ratha and A. Jain and D. Rover, Convolution on Splash 2, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1995, pp.204-213, Napa, CA
- [RazdanSmith94]
- R. Razdan and M. D. Smith, A High-Performance Microarchitecture with Hardware-Programmable Functional Units, Proceedings of the 27th Annual International Symposium on Microarchitecture, November 1994, pp.172-80, IEEE/ACM
- [RivestShamir79]
- R. L. Rivest, A. Shamir and L. Adleman, The RSA Encryption Algorithm, Communications of the ACM, 1979, vol.21, pp.120-126
- [RoseBrown91]
- J. Rose and S. Brown, Flexibility of Interconnection Structures for Field-Programmable Gate Arrays, IEEE Journal of Solid State Circuits, March 1991, vol.26, no.3, pp.277-282
- [RoseFrancis90]
- J. Rose and R. Francis and D. Lewis and P. Chow, Architecture of Field-Programmable Gate Arrays: The Effect of Logic Block functionality on Area Efficiency, IEEE Journal of Solid State Circuits, October 1990, vol.25, no.5, pp.1217-1225
- [Rosenberg93]
- J. Rosenberg, Implementing Cache LogicTM with FPGAs. In: Configurable Logic: Design & Application Book, 1993-1994, pp.7.11-7.14, Atmel, San Jose, CA
- [RosendahlPaille91]
- G. Rosendahl and T. Paille and R. McLeod, In-system Reprogrammable LCAs provide a Versatile Interface for a DSP-based Parallel Machine, W. Moore and W. Luk (eds), FPGAs. Oxford International Workshop on Field-Programmable Logic and Applications, August 1991, pp.392-400, Abingdon EE&CS Books, Oxford, England
- [RossVellacott93]
- D. Ross and O. Vellacott and M. Turner, An FPGA-based Hardware Accelerator for Image Processing, W. Moore and W. Luk (eds), More FPGAs: Proceedings of the 1993 International workshop on field-programmable logic and applications, September 1993, pp.299-306, Oxford, England
- [Rowland92]
- Rowland, J.G., Distributed heterogeneous computer systems, May 1992, Technical report no. CIS-92-005, School of Computer and Information Science, University of South Australia
- [Russel94]
- Russell, G., Cowie, A., McInnes, J., Bate, M. and Milne, G., Simulating Vehicular Traffic Flows using the Circal System, August 1994, Technical report no. CIS-94-013, School of Computer and Information Science, University of South Australia
- [Saleeba93]
- M. G. Saleeba, A Self-Contained Dynamically Reconfigurable Processor Architecture, Proceedings 1993 Australian Computer Science Conference, Brisbane, Australia, January 1993
- [Saleeba95]
- M. G. Saleeba, DRAMA: Dynamically Reconfigurable Abstract Machine Architecture, October 1995, Technical report no. 95/238, Department of Computer Science, Monash University, Melbourne, Australia
- [SaleebaPose95]
- M. G. Saleeba and R. Pose, Fast Prime Number Generation with Reconfigurable Logic, Proceedings of the 1996 Australian Computer Architecture Workshop, Melbourne, Australia, January 1996
- [SchmitThomas95]
- H. Schmit and D. Thomas, Implementing Hidden Markov Modelling and Fuzzy Controllers in FPGAs, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1995, pp.214-221, Napa, CA
- [SchonerJones95]
- B. Schoner and C. Jones and J. Villasenor, Issues in Wireless Coding using Run-time-reconfigurable FPGAs, P. Athanas and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1995, pp.85-89, Napa, CA
- [Shand95]
- M. Shand, Flexible Image Acquisition using Reconfigurable Hardware, P. M. Athanas and K. L. Pocek (eds), IEEE Workshop on FPGAs for Custom Computing Machines, April 1995, pp.125-134, Napa, CA
- [ShandBertin91]
- M. Shand and P. Bertin and J. Vuillemin, Hardware speedups in long integer multiplication, Computer Architecture News, 1991, vol.19, no.1, pp.106-114
- [ShandVuillemin93]
- M. Shand and J. Vuillemin, Fast Implementations of RSA Cryptography, 11th IEEE Symposium on COMPUTER ARITHMETIC, 1993
- [ShandWei95]
- M. Shand and W. Wei and G. Scharmer, A 3.8 ms Latency correlation tracker for active mirror control based on a reconfigurable interface to a standard workstation, J. Schewel (ed.), Proceedings of the International Society of Optical Engineering (SPIE). Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing., October 1995, vol.2607, pp.145-154, Philadephia, PA
- [ShawMilne92]
- P. Shaw and G. Milne, A Highly Parallel FPGA-Based Machine and its Formal Verification, Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping. Second International Workshop on Field Programmable Logic and Applications, August 1992, pp.162-173, Vienna, Austria
- [ShiraziWalters95]
- N. Shirazi and A. Walters and P. Athanas, Quantitative Analysis of Floating Point Arithmetic on FPGA-based Custom Computing Machines, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1995, pp.155-163, Napa, CA
- [Shoup70]
- R. G. Shoup, Programmable Cellular Logic Arrays, PhD thesis. March 1970, Carnegie-Mellon University, Pittsburgh, Pennsylvania
- [Shoup93]
- R. Shoup, Parameterized Convolution Filtering in an FPGA, W. Moore and W. Luk (eds), More FPGAs. Oxford International Workshop on Field-Programmable Logic and Applications, August 1993, pp.274-280, Abingdon EE&CS Books, Oxford, England
- [Singh95]
- S. Singh, Architectural Descriptions for FPGA Circuits, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1995, pp.145-154, Napa, CA
- [SinghBellec94]
- S. Singh and P. Bellec, Virtual Hardware for Graphics Applications Using FPGAs, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1994, pp.49-58, Napa, CA
- [SinghHogg96]
- S. Singh and J. Hogg and D. McAuley, Expressing Dynamic Reconfiguration by Partial Evaluation, J. Arnold and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1996, pp.188-194, Napa, CA
- [SitkoffWazlowski95]
- N. Sitkoff and M. Wazlowski and A. Smith and H. Silverman, Implementing a Genetic Algorithm on a Parallel Custom Computing Machine, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1995, pp.180-187, Napa, CA
- [SolovayStrassen77]
- R. Solovay and V. Strassen, A Probabalistic Test for Primality, SIAM Journal of Computing, 1977, vol.6, pp.84-85
- [SolovayStrassen78]
- R. Solovay and V. Strassen, Primes and Probability, SIAM Journal of Computing, 1978, vol.7, pp.188
- [Spie95]
- Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing, John Schewel (ed.), October 1995, vol.2607, SPIE - The International Society for Optical Engineering
- [SpiveyPage93]
- M. Spivey and I. Page, How to design hardware with Handel, December 1993, Oxford University Hardware Compilation Group
- [StansfieldPage95]
- A. Stansfield and I. Page, The Design of a New FPGA Architecture, W. Moore and W. Luk (eds), Field-Programmable Logic and Applications : 5th international workshop, aug # "/" # sep 1995, s.Lecture Notes in Computer Science, vol.975, pp.1-14, Springer-Verlag, Berlin, Oxford, United Kingdom
- [SueyoshiApduhan92]
- T. Sueyoshi and B. O. Apduhan and S. Funakoshi and I. Arita, A new approach towards realization of reconfigurable interconnection networks, Eleventh Annual International Phoenix Conference on Computers and Communications, 1992, pp.456-463
- [SurmannUngering92]
- H. Surmann and A. Ungering and K. Goser, Optimized Fuzzy Controller Architecture for Field Programmable Gate Arrays, Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping. Second International Workshop on Field Programmable Logic and Applications, August 1992, pp.124-133, Vienna, Austria
- [TannguyenOyama90]
- J. Tan-Nguyen and T. Oyama and N. Moss, Pivoting Monitor Increases Versatility of Workstations, Computer Technology Review, November 1990
- [Tau95]
- E. Tau and D. Chen and I. Eslick and J. Brown and A. DeHon, A First Generation DPGA Implementation, FPD'94 - Third Canadian Workshop of Field-Programmable Devices, May 1995, pp.138-143
- [ThomaeVandenbout92]
- D. A. Thomae and D. E. Van den Bout, Automatic circuit partitioning in the Anyboard rapid prototyping system, Microprocessors and Microsystems, 1992, vol.16, no.6, pp.283-290
- [Touati93]
- H. Touati, Perle1DC: a C++ Library for the Simulation and Generation of DECPeRLe-1 Designs, July 1993, Digital Paris Research Laboratory
- [Trimberger93]
- S. Trimberger, A Reprogrammable Gate Array and Applications, Proceedings of the IEEE, July 1993, pp.1030-1041
- [Trimburger94]
- S. M. Trimburger, Field-Programmable Gate Array Technology, 1994, Kluwer Academic Publishers
- [TseLeung93]
- K. W. Tse and C. H. Leung and K. F. Cheng, Implementation of Pre-processing and Feature Extraction of Chinese Characters with FPGAs, W. Moore and W. Luk (eds), More FPGAs: Proceedings of the 1993 International workshop on field-programmable logic and applications, September 1993, pp.307-314, Oxford, England
- [TseYuk93]
- K. W. Tse and T. I. Yuk and S. S. Chan, Implementation of the Data Encryption Standard Algorithm with FPGAs, W. Moore and W. Luk (eds), More FPGAs: Proceedings of the 1993 International workshop on field-programmable logic and applications, September 1993, pp.412-419, Oxford, England
- [Vandenbout93]
- D. E. Van den Bout, The Anyboard: Programming and Enhancements, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machings, April 1993, pp.68-77, Napa, CA
- [VandenboutMorris92]
- D. E. Van den Bout and J. N. Morris and D. Thomae and S. Labrozzi and D. Hallman, AnyBoard: An FPGA-Based Reconfigurable System, IEEE Design and Test of Computers, September 1992
- [VillasenorSchoner96]
- J. Villasenor and B. Schoner and K. Chia and C. Zapata, Configurable Computing Solutions for Automatic Target Recognition, J. Arnold and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1996, pp.70-79, Napa, CA
- [Vuillemin94]
- J. Vuillemin. In: On Computing Power, Programming Languages and System Architectures in Lecture Notes in Computer Science, 1994, vol.no. 782, pp.69-86, Springer-Verlag
- [VuilleminBertin96]
- J. Vuillemin and P. Bertin and D. Roncin and M. Shand and H. Touati and P. Boucard, Programmable Active Memories: Reconfigurable Systems Come of Age, IEEE Transactions on VLSI Systems, 1996, vol.4, no.1, pp.{56-69}
- [WallacePose90]
- C. S. Wallace and R. D. Pose, Charging in a Secure Environment, The Computer Journal, 1986, vol.29, no.1
- [Walters90]
- S. Walters, Reprogrammable Hardware Emulation Automates System-Level ASIC Validation, Wescon/90 Conference Record, 1990
- [WangGulak93]
- Q. Wang and P. G. Gulak, An Array Architecture for Reconfigurable Datapaths, W. Moore and W. Luk (eds), More FPGAs. Oxford International Workshop on Field-Programmable Logic and Applications, August 1993, pp.35-46, Abingdon EE&CS Books, Oxford, England
- [Waugh91]
- T. C. Waugh, Field programmable gate array key to reconfigurable array outperforming supercomputers, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference, 1991, pp.6.6/1-4
- [WazlowskiAgarwal93]
- M. Wazlowski and L. Agarwal and T. Lee and A. Smith and E. Lam and P. Athanas and H. Silverman and S. Ghosh, PRISM-II Compiler and Architecture, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp.9-16, Napa, California
- [Wilton96]
- S. Wilton and J. Rose and Z Vranesic, Architecture of Centralized Field-Configurable Memory, ACM/SIGDA International Symposium on Field Programmable Gate Arrays, February 1996, pp.97-103, Monterey, CA
- [WirthlinGilson94]
- M. J. Wirthlin and B. L. Hutchings and K. L. Gilson, The Nano Processor: A Low Resource Reconfigurable Processor, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1994, pp.23-30, Napa, CA
- [WirthlinHutchings95]
- M. J. Wirthlin and B. L. Hutchings, DISC: The Dynamic instruction set computer, J. Schewel (ed.), Proceedings of the International Society of Optical Engineering (SPIE). Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing., October 1995, vol.2607, pp.92-103, Philadephia, PA
- [WirthlinHutchings95]
- M. J. Wirthlin and B. L. Hutchings, A Dynamic Instruction Set Computer, P. Athanas and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1995, pp.99-107, Napa, CA
- [WirthlinHutchings96]
- M. J. Wirthlin and B. L. Hutchings, Sequencing Run-Time Reconfigured Hardware with Software, ACM/SIGDA International Symposium on Field Programmable Gate Arrays, February 1996, pp.122-128, Monterey, CA
- [WirthlinHutchings97]
- M. J. Wirthlin and B. L. Hutchings, Improving Functional Density Through Run-Time Constant Propagation, ACM/SIGDA International Symposium on Field Programmable Gate Arrays, February 1997, pp.86-92, Monterey, CA
- [Witting95]
- R. D. Wittig and P. Chow, OneChip: An FPGA Processor With Reconfigurable Logic, J. Arnold and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1996, pp.126-135, Napa, CA
- [WoForward94]
- D. Wo and K. Forward, Compiling to the gate level for a reconfigurable co- processor, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machings, April 1994, pp.147-154, Napa, CA
- [WolfeShen88]
- A. Wolfe and J. P. Shen, Flexible Processors: a Promising Application-Specific Processor Design Approach, Proceedings of the 21st Annual Workshop on Microprogramming and Microarchitecture - MICRO '21, November 1988, pp.30-39, San Diego, CA
- [Woo96]
- N. Woo, Revisiting the Cascade Circuit in Logic Cells of Lookup Table Based FPGAs, ACM/SIGDA International Symposium on Field Programmable Gate Arrays, February 1996, pp.90-96, Monterey, CA
- [Wood93]
- L. F. Wood, High Performance Analysis and Control of Complex Systems Using Dynamically Reconfigurable Silicon and Optical Fiber Memory, D. A. Buell and K. L. Pocek (eds), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp.132-141, Napa, CA
- [WuPerkowski92]
- L.-F. Wu and M. A. Perkowski, Minimization of Permuted Reed-Muller Trees for Cellular Logic Programmable Gate Arrays, Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping. Second International Workshop on Field Programmable Logic and Applications, August 1992, pp.78-87, Vienna, Austria
- [Wunderlich67]
- M. C. Wunderlich, A Survey of Sieve Methods, JACM, 1967, vol.14, pp.10-19
- [Xilinx91]
- Xilinx Inc., San Jose, California, User Guide and Tutorials, 2100 Logic Drive, San Jose, California, 1991, Xilinx
- [Xilinx94]
- Xilinx Inc., San Jose, California, The Programmable Logic Data Book, 2100 Logic Drive, San Jose, California, 1994, Xilinx